히

PTO/SB/05 (4/98)

Approved for use through 09/30/2000. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION TRANSMITTAL

Attorney Docket No. 12-0887 First Inventor or Application Identifier Hanna H-S. Hsu

POLYPHASE FILTER WITH STACK SHIFT CAPABILITY

Express Mail Label No. EJ789028369US (Only for new nonprovisional applications under 37 C.F.R. § 1.53(b))

	APPLICATION ELEMENTS chapter 600 concerning utility patent application contents.	Assistant Commissioner for Patents ADDRESS TO: Box Patent Application
, X *	Fee Transmittal Form (e.g., PTO/SB/17)	5. Microfiche Computer Program (Appendix)
	Submit an original and a duplicate for fee processing) specification [Total Pages 1, 4, 4]	6. Nucleotide and/or Amino Acid Sequence Submission
**	preferred arrangement set forth below) Descriptive title of the Invention	(if applicable, all necessary) a. Computer Readable Copy
	Cross References to Related Applications	· · · · · · · · · · · · · · · · · · ·
	Statement Regarding Fed sponsored R & D	b. Paper Copy (identical to computer copy)
-	Reference to Microfiche Appendix	c. Statement verifying identity of above copies
	Background of the Invention	ACCOMPANYING APPLICATION PARTS
	Brief Summary of the Invention Brief Description of the Drawings (if filed)	7. X Assignment Papers (cover sheet & document(s))
	Detailed Description	8. X 37 C.F.R.§3.73(b) Statement X Power of Attorney
	Claim(s)	9. English Translation Document (if applicable)
	Abstract of the Disclosure	Information Disclosure Copies of IDS
3. X D	rawing(s) (35 U.S.C. 113) [Total Sheets 6	10. X Statement (IDS)/PTO-1449 X Citations
4. Oath or	Declaration [Total Pages 3]	11. Preliminary Amendment
а.	X Newly executed (original or copy)	12. Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
b.	Copy from a prior application (37 C.F.R. § 1.63(* Small Entity Statement filed in prior application
_	DELETION OF INVENTOR(S)	13. Statement(s) (PTO/SB/09-12) Status still proper and desired
	Signed statement attached deleting	Certified Copy of Priority Document(s)
	inventor(s) named in the prior application see 37 C.F.R. §§ 1.63(d)(2) and 1.33(b).	
* NOTE FOR	RITEMS 1 & 13 IN ORDER TO BE ENTITLED TO PAY SMALL ENTITY	15. Other:
FEES, A SM	ALL ENTITY STATEMENT IS REQUIRED (37 C.F.R. § 1.27), EXCEPT ED IN A PRIOR APPLICATION IS RELIED UPON (37 C.F.R. § 1.28).	
16. If a CC	ONTINUING APPLICATION, check appropriate box, and s	supply the requisite information below and in a preliminary amendment:
	Continuation Divisional Continuation-in-part (CIP) of prior application No:/
	oplication information: Examiner	Group / Art Unit: of the prior application, from which an oath or declaration is supplied
under Box 4	lb, is considered a part of the disclosure of the accompan	ying continuation or divisional application and is hereby incorporated by has been inadvertently omitted from the submitted application parts.
reference.	17. CORRESPONDE	
Custor	mer Number or Bar Code Labe I	or 🖾 Correspondence address below
	(Insert Customer No. or Atta	ach bar code label here)
Name	Patent Counsel	
	TRW Inc.	
Address	Law Dept.	
	One Space Park, Bldg. E2/6072	
City	Redondo Beach State	CA
Country	U.S.A. Telephone	(310) 812-4910 Fax (310) 812-2687
Name ((Print/Type) Michael S. Yatsko	Registration No. (Attorney/Agent) 28,135
Signatu	MA A COLOR	Date 11/2 4/9 9

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.



10

15

20

CERTIFICATE OF MAILING BY "EXPRESS MAIL"

"Express Mail Mailing Label Number

Date of Deposit

I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" Service under 37 CFR \$1.10 on the date indicated above and is addressed to the Commissioner of Patents and Trademarks, Washington D.C. 2031.

Signature of person mailing)

POLYPHASE FILTER WITH STACK SHIFT CAPABILITY

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a discrete Fourier transform (DFT) filter bank, and more particularly to a polyphase filter bank with stack shift capability which can be implemented with significantly less hardware than known filter banks.

2. Description of the Prior Art

Digital filter banks are generally known in the art. Examples of such digital filter banks are disclosed in U.S. Patent Nos. 4,107,470; 4,393,456; 4,792,943; 4,839,889; 5,436,940; and 5,606,575, hereby incorporated by reference. Such digital filter banks are implemented with digital signal processors and are used in a wide variety of applications including telecommunications applications, for example, cellular telephone applications.

Such digital filter banks are known to be used as spectrum analyzers as illustrated in FIG. 1A and frequency synthesizers, as illustrated in FIG. 1B as discussed in detail in Multi-Rate Digital Signal Processing, by Ronald E. Crochiere and Lawrence R. Rabiner, Prentice Hall, copyright 1983, hereby incorporated by reference. As is generally known in the art, the principles relating to frequency synthesizers are normally applicable to spectrum analyzers and vice versa.

Referring to FIG. 1A, a broad-band input signal x(n) is applied to a digital filter bank, configured as a spectrum analyzer, which divides the input signal x(n) into K frequency channels, 0 through K-1, which correspond to K output signals $x_0(m)$, $x_1(m)...x_k(m)...x_{k-1}(m)$.

10

15

20

25

Similarly, the system illustrated in FIG. 1B may be used to synthesize a plurality of input signals $x_0(m)$, $x_1(m)$... $x_k(m)$... $x_{K-1}(m)$, defining K input channels, 0 through K-1. In this embodiment, K input signals $x_0(m)$, $x_1(m)$... $x_{K-1}(m)$ representing K channels 0 through K-1 are synthesized by the digital filter bank to form a broad-band output signal x(n).

FIGs. 2A and 2B represent models for a DFT filter bank analyzer and a DFT filter bank synthesizer, respectively, as set forth in <u>Multi-Rate Digital Signal Processing</u>, *supra*. For simplicity, only a single channel is illustrated. As illustrated in FIGs. 2A and 2B, the sampling frequency of the analyzer is decimated or decreased while the sampling frequency for the synthesizer is interpolated or increased. As such, such DFT digital filter banks are multi-rate in nature.

As shown in FIGs. 2A and 2B, the DFT filter banks are modeled by a low pass filter h(n), f(n) and a complex modulator. In addition, as discussed above, the sampling frequency is either decimated by a factor M as in the case of a filter bank analyzer or interpolated by a factor M in the case of a filter bank synthesizer. As shown in FIG. 2A, in the case of the analyzer, an input signal x(n) is modulated by a complex modulator of the form $e^{-j\varpi_k n}$ and low pass filtered by a filter h(n). The sampling rate is then reduced or decimated by a factor M to generate the channel signals $x_k(m)$. The filter h(n) determines the width and the frequency response of each of the channels. The filters h(n) for each channel are identical.

For a DFT filter bank with uniformly spaced filters and even type stacking arrangements, the center frequency of each of the channels is given by equation 1 below:

$$\omega_k = \frac{2\pi k}{K}, k = 0, 1, \dots, K - 1$$
(1)

By defining $W_K = e^{j(2\pi/K)}$ the complex modulation function can be rewritten as shown in equation 2 below:

$$e^{-j\omega_k n} = e^{-j2\pi kn/K} = W_K^{-kn}$$
(2)

The channel signals may then be expressed as set forth in equation 3:

$$X_{K}(m) = \sum_{n=-\infty}^{\infty} h(mM - n)x(n)W_{K}^{-kn}, k = 0, 1, ..., K - 1$$
(3)

With respect to the DFT filter bank synthesizer, for example as shown in FIG.

- 2B, all of the input channel signals $x_0(m)$, $x_1(m)...x_k(m)...x_{K-1}(m)$ are interpolated to a higher sampling rate and modulated back to the original spectral location. The synthesizer then adds all of the channel signals together to produce a single output signal x(n). Each of the input channel signals $x_0(m)$, $x_1(m)...x_k(m)...x_{K-1}(m)$ are interpolated by a factor M and filtered with an interpolation filter f(n) and modulated by a complex modulation function $W_K^{-kn} =$
- $e^{-j\omega_k n}$ to shift the channel signal back to its original location ω_k . Equation 4 represents the output of each channel signal:

$$\hat{x}_{k}(n) = W_{K}^{kn} \sum_{m=-\infty}^{\infty} \hat{X}_{k}(m) f(n-mM), k = 0, 1, ..., K-1$$
(4)

Since the synthesizer output signal is the sum of all of the channel signals as shown in Equation 5, Equation 4 can be rewritten as shown in Equation 6:

$$\hat{x}(n) = \frac{1}{k} \sum_{k=0}^{k-1} \hat{x}_k(n)$$

(5)

$$\hat{x}(n) = \sum_{m=-\infty}^{\infty} f(n - mM) \frac{1}{K} \sum_{k=0}^{K-1} \hat{X}_k(m) W_K^{kn}$$

20 (6)

10

15

20

25

30

In order to improve the efficiency of such DFT filter banks, such DFT filter banks are known to be implemented as polyphase filters. More particularly, the decimator M and low pass filter h(n) implementation of the frequency analyzer and the interpolator M and filter f(n) of the frequency synthesizer are replaced with polyphase filter structures p₀ (m) as illustrated in FIGs. 3A and 3B, respectively. As mentioned above, both the analyzer and the synthesizer are multirate devices. The complex modulation as well as the polyphase filters P_0 essentially shift the frequency of the prototype filters (h(n)) or f(n), for example as shown in FIG. 4. As shown, the center frequency of each of the M frequency channels is a multiple of the sampling frequency F_s, divided by the number of channels. As shown in FIG. 4, the transition bands of the low pass filter get shifted and become gaps in the frequency response of a DFT filter bank. In order to resolve this problem of gaps in the frequency response, DFT filter banks are utilized with stack shift capability. An example of such a DFT filter bank is illustrated in FIG. 5A, a polyphase filter bank with M channels, each channel including the following twiddle factors: tap twiddle, DFT twiddle and output twiddle, as discussed in detail Multi-Rate Digital Signal Processing, supra. Each tap twiddle factor includes a complex term in the form $e^{j2\pi k_o m}$, wherein k_o is the stack shift factor. The tap twiddle is used to provide the stack shift. Unfortunately, such a DFT filter bank with tap twiddle requires an inordinate amount of hardware to implement. For example, to implement an 8 phase 203 tap filter as illustrated in FIG. 5A, 211 selectable negators are required to produce even/odd stack shifts. Unfortunately, this amount of hardware duly complicates the system and raises the cost. Thus, there is a need for a more hardware efficient implementation of a digital filter bank with stack shift capability.

SUMMARY OF THE INVENTION

Briefly, the present invention relates to a discrete Fourier transform (DFT) filter bank with stack shift capability, configured, for example, as an analyzer, but equally applicable to a synthesizer, and implemented as a polyphase filter. The DFT filter bank includes a complex modulator for multiplying the input signals $x_0(m)$, $x_1(m)...x_{M-1}(m)$ by a complex modulator $e^{-j2\pi k_0}$ (m). In order to keep the coefficients for the polyphase filter real, the coefficients are modulated by a DFT twiddle factor $e^{-j2\pi k_0 p/M}$. The use of the DFT

10

15

20

25

30

twiddle factor enables the hardware to be reduced significantly. For example, for an 8 phase 203 tap filter, only 8 selectable negators are required as opposed to 211 for known DFT filter banks.

DESCRIPTION OF THE DRAWINGS

These and other advantages of the present invention will be readily understood with reference to the following specification and attached drawing wherein:

- FIG. 1A is a generalized block diagram for a K channel filter bank analyzer.
- FIG. 1B is similar to Fig. 1a but for a K channel filter bank synthesizer.
- FIGs. 2A and 2B are block diagrams showing additional details of the DFT filter bank analyzer and synthesizer illustrated in FIGs. 1a and 1b.
- FIGs. 3A and 3B illustrate commutator models of a DFT filter bank analyzer and synthesizer implemented as polyphase filter networks.
- FIG. 4 is a graphical illustration of the frequency response of a known DFT filter bank analyzer or synthesizer.
- FIG. 5A is a block diagram of a conventional DFT polyphase filter bank analyzer.
- FIG. 5B is a block diagram of a DFT polyphase filter bank analyzer in accordance with the present invention.
- FIG. 6 is a block diagram of an input twiddle block in accordance with the present invention.
- FIG. 7A is a block diagram of a polyphase filter structure for use in accordance with the present invention.
- FIG. 7B is a block diagram illustrating the use of multiple compensation vectors for use with the polyphase filter illustrated in FIG. 7A.

DETAILED DESCRIPTION

The present invention relates to a polyphase DFT filter bank with stack shift capability. Although the principles of the invention are described and illustrated herein with respect to a frequency analyzer, as is generally known in the art, such principles are also

10

15

20

applicable to DFT filter banks implemented as frequency synthesizers. All such embodiments are intended to be covered by the scope of the appended claims.

As mentioned above, the DFT filter in accordance with the present invention is adapted to significantly reduce the hardware for implementing DFT filter banks implemented as polyphase filter networks with even/odd stack shift capability. As discussed above, for an 8 phase 203 tap filter, known filter banks require 211 selectable negators while only 8 are required for the present invention.

As discussed in <u>Multi-Rate Digital Signal Processing</u>, *supra*, a stack shift may be implemented by shifting the filter response in mathematical terms. More particularly, as illustrated in FIGs. 5A and 5B, the DFT filter bank analyzer includes M polyphase filters $p_0(m)...p_p(m)...p_{M-1}(m)$. In order to accomplish the odd/even stack shift, the filter response of each of the polyphase filters $p_0(m)...p_p(m)...p_{M-1}(m)$ is multiplied by a term $W_M^{k_0mM} = e^{+j2\pi k_0m}$ resulting in all of the polyphase filters $P_0(m)...P_p(m)...P_{M-1}(m)$ becoming generally complex filters. In addition, the output of each of the polyphase filters is modulated by a factor $e^{-j2\pi k_0\rho/M}$, where $k_0 = 0$ or 0.5. The output sum is multiplied by $e^{-j2\pi k_0m}$, or $(-1)^m$. With such a configuration, the following additional hardware is required to implement the even/odd stack shift: selectable negation for all filter taps; selectable negation for the output signal; and selectable DFT twiddle factors.

With such an implementation, the output signal is given by equation 7 below:

$$x_{\rho}(m) = x(mM + \rho), \ \rho = 0, 1, ..., M - P_{\rho}(m) = h(mM - \rho), \ \rho = 0, 1, ..., M - P_{\rho}(m) = h(mM - \rho), \ \rho = 0, 1, ..., M - P_{\rho}(m) = e^{-j2\pi \cdot k_0 \cdot m} \sum_{\rho=0}^{M-1} e^{-j2\pi/M \cdot k_0 \cdot \rho} \cdot e^{-j2\pi \cdot k_0 \cdot \rho} \left[x_{\rho}(m) \cdot \left(P_{\rho}(m) e^{j2\pi \cdot k_0 \cdot m} \right) \right]$$

(7)

where m is the time index, ρ is the input/polyphase filter branch (from 0 to M-1), k is the kth channel of channelizer (from 0 to M-1), k_0 denotes the channelizer stacking mechanism (0 for even stacking, 0.5 for odd stacking), and M is the total number of branches/channels. $k_0(m)$ are the M input branches, $e^{j2\pi k_0 m}$ is the filter tap modifying factor, $k_0(m)$ are the 8

10

15

20

30

polyphase filter branches, $e^{j2\pi'Mk_op}$ is the DFT twiddle factor, and $\sum_{\rho=0}^{M-l} e^{-j2\pi/Mk\rho}$ denotes the DFT operation.

In order to reduce the amount of hardware needed to implement the filter taps, the DFT filter bank in accordance with the presenting invention eliminates the need to selectively negate all filter taps and the output signal and instead selectively negates the input signal only, thus significantly reducing the amount of hardware required to implement the filter bank. Referring to FIG. 5B, the DFT filter bank analyzer in accordance with the present invention is illustrated and identified with the reference numeral 20. As shown, the DFT filter bank 20 is adapted to analyze input signals $x_0(m)...x_p(m)...x_{M-1}(m)$, which are polyphase components of X(n), and provide output signal. In order to shift the input frequencies by ω , the input signals $x_0(m)...x_p(m)...x_{M-1}(m)$ are multiplied by a factor $e^{-j\omega n}$, where n is the time index of the input signal. This operation results in a generally complex signal, which, in turn, requires a complex filter to process and thus doubles the size of the filter.

The filters are implemented as polyphase filters $p_0(m)...p_{\rho}(m)...p_{M-1}(m)$. Rather than modify the frequency response of each of the filters in the polyphase filter bank as is known, the present invention shifts the frequency of the M input signals $x_0(m)...x_n(m)...x_{M-1}(m)$, by ω where $\omega=\pi/M$ and M equals the total number of channels. The multiplication factors preceding each branch or channel of the polyphase filter bank take on the following form:

	Branch No.	First M Input Samples	Second M Input Samples	Third M Input Samples
	0	$e^{j(\pi/M)^*0}$	$e^{j(\pi/M)*M}$	$e^{j(\pi/M)^*(2M)} = e^{j(\pi/M)^*0}$
	1	$e^{i(\pi/M)^*1}$	$e^{i(\pi/M)^*(M+1)} = -e^{i(\pi/M)^*1}$	$e^{j(\pi/M)^*(2M+1)} = e^{j(\pi/M)^*1}$
25		•••	•••	•••
	M-2	$\mathrm{e}^{\mathrm{j}(\pi/\mathrm{M})^*(\mathrm{M-2})}$	$e^{j(\pi/M)^*(2M-2)} = -e^{j(\pi/M)^*(M-2)}$	$e^{j(\pi/M)^*(3M-2)} = e^{j(\pi/M)^*(M-2)}$
	M-1	$e^{j(\pi/M)^*(M-1)}$	$e^{i(\pi/M)^*(2M-1)} = -e^{i(\pi/M)^*(M-1)}$	$e^{i(\pi/M)^*(3M-1)}=e^{i(\pi/M)^*(M-1)}$

The fourth M input samples have multiplicative factors identical to those of the second M input samples and so on. As can be observed above, the multiplicative factors for a

10

15

20

25

30

particular branch have a repetitive pattern where every other one has the same value and adjacent factors are negatives of each other. As such, these multiplicative factors may be implemented with relatively simple hardware by the input twiddle and DFT twiddle circuit illustrated in FIG. 5B.

FIG. 6 is a block diagram of the input twiddle circuit. The input twiddle circuit provides a ± 1 factor for the multiplicative factors as discussed above. In particular, the input twiddle circuit may be implemented as a selectable alternating inverter. The input twiddle circuit includes a divide by two counter which essentially divides a clock input by two. The output of the divide by two counter 22 is ANDed with a stack shift factor k_0 by way of an AND gate 24, used to generate the least significant bit output 1sbout. The output of the AND gate 24 also drives a multiplexer 26 in which the input signal $x_0(m)$... $x_p(m)$... $x_{M-1}(m)$... and its complement are applied by way of an inverter 28 to multiplexer 26. The output of the multiplexer 26 is an output signal OUT that is applied to the input polyphase filters P_0 ... P_{M-1} .

In FIG 6, k_0 is set to logic 0 when the filter is to be configured as an even-stack filter (k_0 =0 in equations above). It is set to logic 1 when the filter is to be configured as an odd-stack filter (k_0 = 0.5 in equations above). Thus when the filter is configured as an even-stack filter, the ouput of the AND gate 24 is always logic 0 in which case the MUX 26 selects the IN signal. In other words, the IN signal passes through the circuit unaltered. When the filter is configured as an odd-stack filter, the output of the AND gate 24 is the same as the ouput of the clock divide block 22 (since k_0 is logic 1), which is alternating high and low. In this configuration, the MUX 26 ouputs the signals IN and IN inverted (output of the INV 28) on alternating clock cycles, effectively negating the input on every other clock cycle.

Negation in two's complement of a number is accomplished by inverting all bits and adding 1 to the LSB. Referring to FIG 6, if the 1sbout and OUT signals are added together, then input negation on alternating clock cycles is complete. However, the addition of the 1sbout and OUT signals needs to be propagated all the way up to the MSB of the sum; potentially a slow operation. In order to avoid this operation, compensation vectors are used. Such compensation vectors are known in prior art, for example as disclosed in, "A Silicon Complier for High-Speed CMOS Multirate FIR Digital Filters," Robert Hawley M.S. thesis, University of California, Los Angeles, 1991, hereby incorporated by reference. With the LSB addition incorporated into the compensation vectors, only an inverter is needed to implement

10

15

20

25

30

the input twiddle circuit. This eliminates the need to do a true two's complement negation and the carry propagation associated with it, allowing high speed operation of the filter without additional pipelining.

As mentioned above, the input twiddle circuit provides an alternating 0 and 1 output at the Isbout output. This least significant bit Isbout signal is applied to the polyphase filters P_p to complete the two's complement negation through the use of compensation factors as discussed below.

FIG 7 illustrates one branch of a polyphase filter implemented in CSD coefficients, for example, as disclosed in the Hawley reference, *supra*. Normally, only one compensation vector is required per filter branch. However, in order to implement a stack shift, one compensation vector is required for an even stack (k_0 =0) and two additional compensation vectors are required for an odd stack (k_0 =0.5). The compensation vector for the even stack configuration can be derived using the method described in Hawley, *supra*. The compensation vectors for the odd stack configuration can be derived similarly, with modified terms for LSB addition due to 2's complement negation of CSD coefficients.

As disclosed in the Hawley reference, *supra*, an LSB addition term is added to the compensation vector when a CSD coefficient of a filter tap is negative. To illustrate, let C be a positive number and X be the input signal. An LSB term is added to the compensation vector if a CSD coefficient is negative (-C*X). No additional term is required in the compensation vector when a CSD coefficient is positive (C*X). But since -C*(-X)=C*X and C*(-X)=-C*X, when the input signal is negated (-X) by the input twiddle, an LSB term is required in the compensation vector if a CSD coefficient is positive (C*(-X)=-C*X), while no additional term is required if a CSD coefficient is negative (-C*(-X)=C*X).

For an odd stack shift (k_0 =0.5) the inputs x_0 , x_1 , x_2 , x_3 ...become x_0 , $-x_1$, x_2 , $-x_3$..., the filter outputs for a single phase in terms of the taps h_0 , h_1 , h_2 , h_3 ...become $y_0 = h_0 * x_0$, $y_1 = h_0 * (-x_1) + h_1 * (x_0)$; $y_2 = h_0 * (x_2) + h_1 * (-x_1) + h_2 * (x_2)$; $y_3 = h_0 * (-x_3) + h_1 (x_2) + h_1 * (-x_1) + h_3 * x_0$. These filter outputs are completed by two compensation vectors identified in Fig 7, for example, as comp vector 1, comp vector 2. The first compensation vector comp 1 vector is used to add an LSB to negative CSD bits of even taps (h_0 , h_2 , h_4 ...) and positive CSD bits and odd taps (h_1 , h_3 , h_5 ...) and is applicable for outputs y_0 , y_2 ... y_{2n} . The second compensation vector comp 2 vector is used to add LSB to negative CSD bits of odd taps and positive CSD bits of

10

15

20

even taps for outputs y_1 , y_3 ... y_{2n+1} .

These different comp vectors, comp vector 1, comp vector 2, are applied to a MUX 32 which, in turn, is under the control of the signal 1sbout (FIG 6). The MUX 32 is applied to one input of a MUX 34. The MUX 34 is used for even/odd stack shift. In particular, for even stack shift, an even stack compensation vector is applied to the polyphase filter structure. During conditions of an odd stack shift, one of the odd stack shift compensation vectors, comp vector 1, or comp vector 2 is applied to the MUX 34 under the control of the signal 1sbout. As mentioned above for an odd stack shift, the signal 1sbout alternates between 0 and 1 logic states, thus providing the proper compensation factor for the particular sample period.

In order to maintain the coefficients for the polyphase prototype filter real, the complex portion of the multiplicative factors is implemented at the end of each branch, shown as DFT twiddle factors $e^{j2\pi k_o \rho M}$. The filter bank 20 in accordance with the present invention using the stack shift scheme discussed above is thus described by equation (8) below:

$$Y_{k}(m) = \sum_{\rho=0}^{M-1} e^{j2\pi k\rho/M} \bullet e^{-j2\pi k_{0}\rho/M} \left[X_{\rho}(m) \bullet e^{-j2\pi k_{0}m} * \overline{P}_{\rho}(m) \right] k = 0,1,...,M-1$$

$$X_{\rho}(m) = x(Mm - \rho), \rho = 0,1,...,M-1$$

$$\overline{P_{\rho}}(m) = h(Mm + \rho), \rho = 0,1,...,M-1$$
(8)

where m is the time index, ρ is the input/polyphase filter branch (from 0 to M-1), k is the kth channel of channelizer (from 0 to M-1), k_0 denotes the channelizer stacking mechanism (0 for even stacking, 0.5 for odd stacking), and M is the total number of branches/channels. $X\rho(m)$ are the M input branches, $e^{-j2\pi k_0 m}$ is the input twiddle factor, \overline{P}_{ρ} (m) are the 8 polyphase filter branches $e^{-j2\pi'Mk_0\rho}$ is the DFT twiddle factor, the DFT operation is denoted by equation (9).

$$\sum_{p=0}^{M-l} e^{j2\pi \bullet k \bullet p/M}$$

(9)

25

Obviously, many modifications and variations of the present invention are possible in light of the above teachings. Thus, it is to be understood that, within the scope of the appended claims, the invention may be practiced otherwise than as specifically described above.

5

What is claimed and desired to be covered by a Letters Patent is as follows:

2

3 4

1

2

7

8

1

2

3.

WE CLAIM: 1 A frequency analyzer for analyzing a plurality of input signals 2 $x_0(m)...x_r(m)...x_{M-1}(m)$, the frequency analyzer comprising: 3 a plurality of input modulators for modulating said input signals $x_0(m)...x_r(m)...$ 4 $x_{M-1}(m)$, defining shifted output signals. 5 a polyphase filter network which includes a plurality of polyphase filters 6 $p_0(m)...p_0(m)...p_{M-1}(m)$ for receiving said shifted output signals and defining polyphase filter 7 output signals; and 8 a plurality of output modulators for modulating the output of said polyphase filters. 1 2. The frequency synthesizer as recited in claim 1, wherein said input modulators includes means for multiplying said input signals $x_0(m)...x_r(m)...x_{M-1}(m)$ by a factor $e^{-j2\pi k_0 m}$, 2 3 where k_0 is a selectable odd/even stacking factor.

includes means for multiplying said polyphase filter output signals by a factor $e^{-j2\pi kop/M}$, where k_0 is a suitable odd/even stacking factor and p is the channel, and M is total number of channels.

The frequency synthesizer as recited in claim 1, wherein said output modulator

4. A polyphase filter comprising: a plurality of filter channels,

$$\frac{\overline{p}_{\theta}(m)...\overline{p}_{\rho}(m)...\overline{p}_{M-I}(m)$$

for filtering a plurality of input signals $x_0(m)...x_p(m)...x_{M-1}(m)$

a complex modulator, which modulates each input signal $x_0(m)...x_p(m)...x_{M-1}(m)$ by a factor $(-1)^m$, where m is the time index; and

a plurality of output modulators for modulating each of the outputs of said plurality filter channels by a modulation factor.

5. The polyphase filter as recited in claim 4, wherein said complex modulation factor is $e^{-j2\pi kop/M}$, where k_0 is a selectable odd/even stacking factor, p is the channel and M is the

2

3

3	number of channels.
1	6. A complex modulator for generating a signal (-1) ^m , where m is a time index, the
1	
2	modulator comprising:
3	a multiplexer adapted to receive an input signal IN at one input and an inverted
4	input at another input;
5	an AND gate having at least two inputs and an output, said output for controlling
6	said multiplexer; and
7	a divider for dividing a clock signal by two defining a divided signal, said divided
8	signal applied to one input of said AND gate;
9	wherein said AND gate is adapted to receive an odd/even stacking factor k_{o} at the
10	other of said inputs of said AND gate.
1	7. The frequency analyzer as recited in claim 1, wherein said input modulators
2	include an inverter and a one more multiplexers for receiving one or more compensation
3	vectors for selectively negating said input signals.
1	8. A frequency synthesizer for synthesizing a plurality of input signals
2	$x_0(m)x_r(m)x_{M-1}(m)$, the frequency synthesizer comprising:
3	a plurality of input modulators for modulating said input signals
4	$x_0(m)x_r(m)x_{M-1}(m)$, defining shifted output signals.
5	a polyphase filter network which includes a plurality of polyphase filters
6	$p_0(m)p_{\rho}(m)p_{M\text{-}1}(m) \text{ for receiving said shifted output signals and defining polyphase filter}$
7	output signals; and
8	a plurality of output modulators for modulating the output of said polyphase filters.


9. The frequency synthesizer as recited in claim 8, wherein said input modulators include an inverter and a one more multiplexers for receiving one or more compensation vectors for selectively negating said input signals.


POLYPHASE FILTER WITH STACK SHIFT CAPABILITY


ABSTRACT OF THE DISCLOSURE


- A discrete Fourier transform (DFT) filter bank with stack shift capability, configured, for example, as an analyzer, but equally applicable to a synthesizer, and implemented as a polyphase filter. The DFT filter bank includes a complex modulator for multiplying the input signals $x_0(m)$, $x_1(m)...x_{M-1}(m)$ by a complex modulator $e^{-2\pi k_o}(m)$. In order to keep the coefficients for the polyphase filter real, the coefficients are modulated by a DFT twiddle factor $e^{-2\pi k_o \rho M}$. The use of the DFT twiddle factor enables the hardware to be reduced significantly.


 For example, for an 8 phase 203 tap filter, only 8 selectable negators are required as opposed to
- For example, for an 8 phase 203 tap filter, only 8 selectable negators are required as opposed to 211 for known DFT filter banks.











FIL 4 (PRIOR ART)




FIG. SA (TRIOR ART)






FIG. 5B




下らら

Sample Polyphase Filter Structure



Using compensation vector to perform LSB addition of two's complement negation



F16 78

X

... t

DECLARATION FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

is attached hereto

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled POLYPHASE FILTER WITH STACK SHIFT CAPABILITY the specification of which

2001. 2		on		
S A A S A S A S A S A S A S A S A S A S	Serial No.		and was amended o	on
		f applicable)		
	pecificatio	eviewed and understand to n, including the claims		
	s applicati	close information which on in accordance with '		
Code, §119 of any description of any description of any description for pate application for pate of the control of the contro	foreign app below and cent or inv	ty benefits under Title clication(s) for patent have also identified be rentor's certificate have on on which priority is	or inventor's elow any foreign ving a filing date	
Prior Foreign A	Application	ı(s)	Priority Claimed	
NONE (Number)	Country)	(Day/Mo./Yr. Filed)	Yes No	

Docket No. 12-0887

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

NONE				
(Number)	(Country)	(Day/Mo./Yr. F	iled)	(Status)

I hereby appoint as principal attorneys:

Robert W. Keller, Reg. No. 25,347 Michael S. Yatsko, Reg. No. 28,135 Connie M. Thousand, Reg. No. 43,191 John S. Paniaguas, Reg. No. 31,051

each with full power to prosecute this application, to transact all business in the United States Patent and Trademark Office connected therewith, and to appoint and revoke associate and substitute associate attorneys.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United states Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Address all telephone calls to: (310) 812-4910

Address all correspondence to: PATENT COUNSEL

TRW Inc.

Space & Electronics Group One Space Park, E2/6072

Redondo Beach, California 90278

Docket No. 12-0887

	Full name of sole or first inventor Hanna S-H. Hsu
	Inventor's signature
	Residence Cerritos, California
	Citizenship <u>United States</u>
	Post Office Address <u>18422 Dina Place, Cerritos, California 90703</u>
	Full name of second inventor _ Maneesh (NMI) Goyal
	Inventor's signature Date:
	Residence Hermosa Beach, California
	Citizenship <u>United States</u>
	Post Office Address 1303 Cypress Street, Hermosa Beach, California 90254
=	
L	
	Full name of third inventor <u>Jeffrey B. Warner</u>
÷	Inventor's signature John BWarn Date: 11/18/99
. :	Residence Hermosa Beach, California
9 }	Citizenship <u>United States</u>
	Post Office Address 626 Hermosa Avenue, Apt. B, Hermosa Beach, California
æž:	90254
U	
	Full name of fourth inventor <u>Ronald P. Smith</u>
	Inventor's signature Date: 11/17/99
	·
	Residence Redondo Beach, California Citizenship United States
	Citizenship <u>United States</u> Park Office Address 541 G Governde Redende Reach California 90377
	Post Office Address <u>541 S. Gertruda, Redondo Beach, California 90277</u>